# Boot-Up Profiling using the ARM System Trace Macrocell (STM) on a Renesas R-Car Gen3 SoC

Publish Date: 07/27/2020



This document and all documents accompanying it are copyrighted by iSYSTEM and all rights are reserved. Duplication of these documents is allowed for personal use. For every other case, written consent from iSYSTEM is required.

Copyright © iSYSTEM, AG. All rights reserved. All trademarks are property of their respective owners.

iSYSTEM is an ISO 9001 certified company

# **Table of Contents**

1	Intro	duction	. 2
	1.1 1.2	Motivation Trace Concept	. 2 . 4
2	R-Ca	r Trace Architecture	. 5
	2.1 2.2 2.3	STM Architecture STM Memory Access On-Chip STM Time Stamp Generation	. 5 . 7 . 7
3	Func	tion Profiling using STM Trace Instrumentation	. 9
	3.1 3.2	Code Instrumentation Profiler Visualization	. 9 10
4	Boot	loader Instrumentation for STM Trace	11
	4.1 4.2	Instrumentation of the R7 Initial Program Loader (IPL) Instrumentation of an A5x Bootloader, e.g. BL2	11 12
5	winl	DEA Configuration for STM Trace	14
	E 1		
	5.1 5.2 5.3	STM Trace into ETF STM Trace via HSSTP Analyzer Operation Mode and Trace Time Stamp Cycle Duration	14 17 20
6	5.1 5.2 5.3 winl	STM Trace into ETF STM Trace via HSSTP Analyzer Operation Mode and Trace Time Stamp Cycle Duration DEA Analyzer Configuration	14 17 20 21
6	5.1 5.2 5.3 winl 6.1	STM Trace into ETF STM Trace via HSSTP Analyzer Operation Mode and Trace Time Stamp Cycle Duration DEA Analyzer Configuration STM Trace Hardware Configuration	14 17 20 21 21
6 7	5.1 5.2 5.3 6.1 winl	STM Trace into ETF STM Trace via HSSTP Analyzer Operation Mode and Trace Time Stamp Cycle Duration DEA Analyzer Configuration STM Trace Hardware Configuration DEA Profiler Configuration & Visualization	14 17 20 21 21 21 24
6	5.1 5.2 5.3 winl 6.1 7.1 7.2 7.3	STM Trace into ETF STM Trace via HSSTP Analyzer Operation Mode and Trace Time Stamp Cycle Duration DEA Analyzer Configuration STM Trace Hardware Configuration DEA Profiler Configuration & Visualization Function Profiling by means of Data Profiling Function Profiling by means of OS Profiling Visualization	14 17 20 21 21 24 24 27 32
6 7 8	5.1 5.2 5.3 winl 6.1 7.1 7.2 7.3 Tech	STM Trace into ETF STM Trace via HSSTP Analyzer Operation Mode and Trace Time Stamp Cycle Duration DEA Analyzer Configuration STM Trace Hardware Configuration DEA Profiler Configuration & Visualization Function Profiling by means of Data Profiling Function Profiling by means of OS Profiling Visualization	14 17 20 21 21 24 24 27 32 33

# **1** Introduction

This application note describes how to utilize the ARM System Trace Macrocell (STM) for timing measurement of the boot-up process of complex SoCs, such as the Renesas R-Car family.

## 1.1 Motivation

Complex SoCs typically run rather complex software architectures. Such SoCs often implement a mixture of real-time cores, such as ARM Cortex R7 or M7, and clusters of application cores, such as ARM Cortex A53 or A57. The real-time cores may run an AUTOSAR Classic stack, while the application cores run an AUTOSAR Adaptive stack, using a POSIX OS such as Linux.

The boot-up process of such system can be quite complex and may involve a mixture of SoC-specific bootloaders for the real-time core, often used as the master boot core, and various bootloaders for the application cores implemented according to the ARM Trusted Firmware (ATF) architecture.

Figure 1 shows a sample software architecture running on an R-Car SoC, including the various bootloader stages. In this example, the R7 core is used as master boot core. The boot-up sequence comprises the following steps:

- Upon release from reset the R7 master boot core first executes a ROM-based bootloader, called Boot ROM. The Boot ROM determines which boot memory is used, e.g. QSPI FLASH, copies the 1<sup>st</sup> State Bootloader (R7 Initial Program Loader, IPL) from QSPI FLASH to on-chip RAM and subsequently branches to the R7 IPL.
- 2. The IPL, loads the software stack running on the real-time cores, e.g. an AUTOSAR Classic stack. In addition, it loads the ATF BL2 loader image to RAM, enables an application processor and triggers it to run the BL2.
- 3. The BL2 loads the U-Boot, which finally loads the Linux image from some storage device such as eMMC.



Figure 1: Sample Software Architecture of an R-Car SoC including Bootloader Stages

This boot-up procedure may even be changed or interleaved in order to meet certain system-specific timing requirements. This can lead to even more complex boot-up sequences. Thus, a good understanding of the timing behavior and the possibility for measuring the timing is essential for the optimization and verification of the boot-up process.

This application note describes how iSYSTEM trace tools, such as the iC5700 in conjunction with the winIDEA Trace Analyzer, can be used for the timing analysis of such a boot-up process. The final result could be a visual representation of the boot process as depicted in Figure 2.



Figure 2: Sample R-Car Boot-up Trace Recording

## 1.2 Trace Concept

The trace concept is based on utilizing the on-chip hardware trace mechanisms implemented in the SoC. ARM-based SoCs implement a debug and trace infrastructure according to the ARM CoreSight architecture. Such an architecture is depicted in Figure 3.



Figure 3: Generic SoC implementing the ARM CoreSight Debug and Trace Architecture

The ARM CoreSight trace architecture comprises the following components:

Module	Description
Cortex.A5x ETM	Cortex-A5x Embedded Trace Macrocell
	Provides Instruction and ContextID Trace
Cortex R/M ETM	Cortex-R/M Embedded Trace Macrocell
	Provides Instruction, Data und ContextID Trace
STM	System Trace Macrocell
	Data Trace via Instrumentation
ETB	Embedded Trace Buffer
HSSTP	ARM High Speed Serial Trace Port
	Trace Port with 2.5 / 5.0 Gbps Transfer Rate
SWO	Serial Wire Output
	Asynchronous Single Wire Trace Output Port

SoCs typically use a boot-up concept where one dedicated core is assigned as the master boot core. This means that only this boot core is operational after reset, whereas all other cores are still held in reset or not even powered or clocked yet. This typically also implies that the trace logic associated to each core, e.g. the Embedded Trace Macrocell (ETM) is also not operational yet. Thus, a trace tool is not able to access and configure the on-chip trace logic of all cores involved in the boot process right after reset, before the start of the boot process. This means, tracing the boot-up process via ETM trace would require stopping the cores after they have been released by the boot core, in order to configure their ETM module. This obviously has a major impact on the boot-up timing.

The STM module can be enabled by the trace tool right after reset and each core can contribute to the STM tracing (i.e. writing to the STM Stimulus port) as soon as it is operational. Therefore, STM trace is perfectly suited for this use-case.

# 2 R-Car Trace Architecture

Figure 4 depicts the overall trace architecture of an R-Car Gen3 device. STM trace uses the trace infrastructure high-lighted in red color.



Figure 4: Simplified Chip-Level Trace Architecture of an R-Car Gen3 Device

The trace messages generated by the STM first pass through a FIFO (ETF) and are, optionally, forwarded to a trace port, e.g. the ARM High-Speed Serial Trace Port (HSSTP). Thus, there are two options for the storage of the STM trace message, either on-chip in the ETF or off-chip in the connected trace recording tool.

When storing the STM trace into the ETF, the storage is rather limited (e.g. 4k Byte), but may be sufficient for the analysis of a boot-up sequence. However, the STM trace can be read out via the standard JTAG debug interface.

On the other hand, streaming out the STM trace via the HSSTP interface allows a virtually unlimited trace duration, i.e. the STM trace can be extended to include not only the boot-up process but also the startup and operation of the OS and application software.

## 2.1 STM Architecture

The concept behind STM trace is that a core can perform data write transactions to a memory mapped area of the STM, residing on the AXI bus of the processor. This memory mapped area, called the Stimulus Port, is divided into multiple so-called Channels (256 bytes per channel, see address map in Figure 6). A write transaction to such an STM Stimulus Port Channel causes the STM to emit an STM message via the hardware trace port. The Channel number encoded in the STM message can be used by the trace recording tool to differentiate between different messages types. An STM message may contain a data field with a length of up to 64 bits, a timestamp and also a marker to allow for multi-message protocols, e.g. for sending out strings. This versatility allows for signaling

various types of information and events such as OS task state transitions or for function/runnable entry/exit signaling, etc.

Figure 5 shows the chip-level architecture STM architecture implemented on Renesas R-Car SoCs. It illustrates how the STM may be integrated within a System-On-Chip (SoC).



Figure 5: Chip-Level STM Architecture of the Renesas R-Car SoC

The STM actually provides two stimulus ports, the basic stimulus port and the extended stimulus port. The basic stimulus port is mapped to the ARM peripheral bus (APB) and offers 32 channels. The extended stimulus port is mapped to the ARM high-speed bus matrix (AXI) and offers 64k channels. Within each channel, a write access to specific 64-bit aligned address locations triggers the generation of specific STM message types. For instance, a write access to channel offset address 0x10 is treated as a blocking write bus transaction (guaranteed) and generates a STM message with a data payload of up to 64 bits and includes a timestamp.

Figure 6 illustrates the channel allocation within a basic and extended stimulus port of a STM. It also shows the mapping of STM message types to a specific address location within each channel.



Figure 6: The STM Stimulus Ports are divided into multiple Channels.

## 2.2 STM Memory Access

The STM stimulus port is mapped into memory accessible by each core of the processor. The STM memory locations can be accessed via standard data write transactions of the CPU, e.g. store instructions, without any prior initialization required by the application software. The necessary STM configuration can be performed by a debug/trace tool attached to the processor via its JTAG debug interface.

However, in case the system either uses memory protection (MPU) or memory virtualization (MMU), the STM memory range may not be accessible by any component of the application software. The underlying OS and/or hypervisor may first need to grant access to the STM hardware.

#### 2.2.1 Memory Virtualization via MMU

The physical address space of the STM stimulus port must be added to the virtual address space of the context (kernel or user space) which intends to perform data write accesses to the STM stimulus port. The POSIX compliant system call MMAP() may be used, for instance in Linux OS based systems, to map the STM hardware memory range into the virtual address space of a user application.

## 2.3 On-Chip STM Time Stamp Generation

Figure 7 shows a simplified block diagram of the STM time stamping clock generation on the Renesas R-Car devices. The so called Generic Counter of the Application Processor sub-system provides the 32-bit time stamp value used by the Embedded Trace Macrocells (ETM) of all on-chip processors and the System Trace Macrocell (STM). The Generic Counter is driven by the clock generated from the external crystal. The crystal clock is divided by 2 before feeding the Generic Counter. Driving the Generic Counter directly from an external crystal ensures that trace time stamping remains operational also in low-power modes which typically disable on-chip clock generators such as PLLs.



Figure 7: Simplified Block Diagram of the STM Time Stamp Clock Generation

Sample STM Time Stamp Clock Configuration:

Figure 8 shows a winIDEA Special Function Register (SFR) window listing the MODEMR Register of the RESET Module, relevant to derive the STM time stamp clock. The MODEMR register bits MD13, MD14, MD17 and MD19 can be used to derive the frequency of the external crystal. This information is needed to set the correct "Cycle Duration" in the "Hardware – CPU Options... - Analyzer" dialog.

EMR Mode Monitor I	Register	Pagiatar	602182E	8	
0 2	1	8	2	E 8	3
000   0010	<b>0</b> 0 <b>0</b> 1	1 <b>00</b> 0	0010	1110   800	0
=> XTAL Freque => Generic Cou	ncy = 16. nter Freq	66  MHz (a)	see table) KTAL / 2		
=> Trace Cycle Trace Cycle	Duration Duration	= 1 / Ge = 1 / (	eneric Cou 16.66 / 2)	nter Frequenc = 120 ns	Y
	EMR Mode Monitor f DESCRIT CA57 Dev 0 2 D00   0010   => XTAL Freque => Generic Cou => Trace Cycle Trace Cycle	EMR Mode Monitor Register 0 2 1 0 0 0 0010   0001   => XTAL Frequency = 16. => Generic Counter Freq => Trace Cycle Duration Trace Cycle Duration	EMR Mode Monitor Register DESCAL CAET Deat Control Desister 0 2 1 8 D00   0010   0001   1000   => XTAL Frequency = 16.66 MHz (s => Generic Counter Frequency = 3 => Trace Cycle Duration = 1 / Generation = 1 / (s	EMR Mode Monitor Register       602182E         0       2       1       8       2         000       0010       0001       1000       0010       1         => XTAL Frequency = 16.66 MHz (see table)       => Generic Counter Frequency = XTAL / 2       => Trace Cycle Duration = 1 / Generic Court       2       1	EMR Mode Monitor Register       602182E8         DESCONT CAF7 Deact Central Desister       0000000F         0       2       1       8       2       E       8         0       0       1       8       2       E       8         000       0010       0001       1000       0010       1110       800         => XTAL Frequency = 16.66 MHz (see table)       => Generic Counter Frequency = XTAL / 2       => Trace Cycle Duration = 1 / Generic Counter Frequence Trace Cycle Duration = 1 / (16.66 / 2) = 120 ns

Figure 8: winIDEA Special Function Register Window listing the RST.MODEMR Register relevant for determining the STM Time Stamp Clock (Trace Cycle Duration)

## **3** Function Profiling using STM Trace Instrumentation

This chapter gives a generic description about function profiling by means of STM trace instrumentation.

Function profiling refers to the analysis of the temporal behavior of C-function execution. This analysis comprises both a statistical analysis as well as the reconstruction of the function call sequences over time.

Function profiling using STM trace instrumentation is based on marking the entry and exit(s) of a function. This means that the instrumentation code is added at the entry and at the exit of the function to be profiled. This instrumentation code writes to the STM Stimulus port and thus causes the generation of an STM trace message, including a time stamp. The trace message emitted at the function entry contains a unique function identifier (integer number assigned to this function). The trace message emitted upon function exit contains the common function exit indicator, i.e. the value '0'.

#### **3.1** Code Instrumentation

The code in Listing 1 shows a sample of STM instrumentation for function profiling. The instrumentation code needs to assign a unique function ID for each function to be instrumented. This function ID mapping is used by the instrumentation code and also for the Profiler configuration.

```
isystem stm function ids.h:
```

```
/* STM Trace Function IDs */
#define STM_FUNCTION_EXIT (0x00)
#define STM IPL LOAD R7 RTOS (0x50)
```

isystem stm trace r7ipl.h:

/\* SoC-specific Base Address of STM Extended Stimulus Port \*/
#define STM\_ADDR 0xE9000000
/\* Offset within Channel to generate Message with Data + Timestamp \*/
#define STM OFFSET 0x00000010

```
/* STM Access Macro. Ch is channel number. */
#define STM32 DTS(ch) *(volatile int*)(STM ADDR+STM OFFSET+(ch*0x100))
```

```
/* STM Function Trace Instrumentation API (using STM channel 0x300) */
#define STM_TRACE_FUNCTION_ENTRY(value) { STM32_DTS(5) = value; }
#define STM_TRACE_FUNCTION_EXIT() { STM32_DTS(5) = 0; }
```

```
R7 IPL tcm loader main.c:
```

```
#include <isystem_stm_function_ids.h>
#include <isystem_stm_trace_r7ipl.h>
```

void ipl\_load\_r7\_rtos(void)

STM\_TRACE\_FUNCTION\_ENTRY(STM\_IPL\_LOAD\_R7\_RTOS);

/\*  $\ldots$  Load the R7 RTOS  $\ldots$  \*/

STM\_FUNCTION\_EXIT();

Listing 1: Sample Code Listing for Function Profiling by means of STM trace

## **3.2 Profiler Visualization**

Figure 9 shows the STM trace recording corresponding to the sample code of Listing 1. Here, multiple functions have been instrumented for STM trace. Looking at the function IPL\_LOAD\_R7\_RTOS, you can see that the function entry (blue cursor, #1) is signaled by an STM trace message using STM channel 5 (Trace Address column) with a payload data (Trace Data column) of 0x50. The function exit (yellow cursor, #2) is signaled with an STM trace message using also STM channel 5 and a payload data of 0x00. The trace timing (Time column) is derived from the time stamp value included in each STM trace message.



Figure 9: Sample STM Trace recording and Function Profiling Timeline

## **4** Bootloader Instrumentation for STM Trace

This chapter describes how the function profiling approach, explained in Chapter 3, can be applied for profiling the bootloaders of an R-Car boot-up sequence. The following section will use the R7 Initial Program Loader (IPL) and the A5x BL2 loader as an example.

### 4.1 Instrumentation of the R7 Initial Program Loader (IPL)

The R7 IPL source code is available at Renesas.

In the following section we explain a sample R7 IPL STM instrumentation for measuring the time required for loading the R7 RTOS image.

The header files *include\isystem\_stm\_lds.h* and *include\isystem\_stm.h* define the macros for the write access to the STM Stimulus port and the IDs for the functions to be profiled (see Listing 2 and Listing 3).

```
#ifndef ISYSTEM STM IDS H
#define ISYSTEM STM IDS H
#define STM IPL LOADER
                                       0x0001
#define STM_IPL HW INIT
#define STM_IPL_HW_INIT
#define STM_IPL_DRAM_INIT
                                      0x0010
                                     0x0012
#define STM IPL TCM LOADER
                                      0x0020
#define STM_IPL_INIT_RPC
#define STM_IPL_INIT_DMA
                                      0x0030
#define STM_IPL_INIT_DMA
#define STM_IPL_LOAD_R7_RTOS
                                      0x0040
                                     0x0050
#define STM_IPL_LOAD_A5x_BL2
                                       0x0060
#define STM POWERUP A5x
                                       0x0070
```

#endif /\* \_\_ISYSTEM\_STM\_IDS\_H\_\_ \*/
Listing 2: R7 IPL C Header File with Function ID Macro Definitions

#ifndef \_\_ISYSTEM\_STM\_H\_\_ #define \_\_ISYSTEM\_STM\_H\_\_ #define STM\_EXIT 0 #define STM32\_DTS(ch) \*(volatile unsigned int\*)(0xE9000010 + (ch\*0x100)) #define STM\_TRACE\_R7IPL(value) do { STM32\_DTS(0x5) = value; } while(0) #endif /\* \_\_ISYSTEM\_STM\_H\_\_ \*/

Listing 3: R7 IPL C Header File with Sample STM Trace Macro Definitions

The actual code for copying the R7 RTOS image from the boot memory to DRAM is located in the C source file *tcm\_loader\tcm\_loader\_main.c.* In this particular case, we are not instrumenting one single function but rather a group of functions which are involved in checking and loading the RTOS image.

Listing 4: R7 IPL C Source Code Snippet (tcm\_loader\_main.c) including STM Trace Instrumentation

After building the instrumented R7 IPL, the new binary image can be programmed into the boot memory, e.g. QSPI FLASH, by means of winIDEA.

#### 4.2 Instrumentation of an A5x Bootloader, e.g. BL2

The BL2 bootloader is part of the ARM Trusted Firmware (ATF) included in the R-Car Yocto project (see <u>https://elinux.org/R-Car/Boards/Yocto-Gen3</u>).

The bootloaders for the A5x core can be instrumented for STM trace basically the same way as for the R7 core. For illustration, we add STM trace instrumentation to the ATF BL2 bootloader. Listing 5 shows a sample implementation of the header file \include\common\isystem\_stm.h.

Listing 6 shows the listing of the function *bl2\_main()*. The macro STM\_TRACE\_BL2(STM\_BL2) marks the entry in the function *bl2\_main()*. Marking the function exit is a bit more tricky. The function *bl2\_run\_next\_image()* called just before the end of the *bl\_main()* function actually never returns as it invokes the next bootloader stage. Thus, the *bl2\_main()* function "exit" needs to marked just before the function call *bl2\_run\_next\_image()*.

```
#include <isystem_stm.h>
void bl2_main(void)
{
    STM_TRACE_BL2(STM_BL2);
    entry_point_info_t *next_bl_ep_info;
    NOTICE("BL2: %s\n", version_string);
    NOTICE("BL2: %s\n", build_message);
    /* Perform remaining generic architectural setup in S-EL1 */
```

```
bl2_arch_setup();
/* initialize boot source */
bl2_plat_preload_setup();
/* Load the subsequent bootloader images. */
next_bl_ep_info = bl2_load_images();
/* ... */
NOTICE("BL2: Booting " NEXT_IMAGE "\n");
print_entry_point_info(next_bl_ep_info);
console_flush();
STM_TRACE_BL2(STM_EXIT);
bl2_run_next_image(next_bl_ep_info);
```

Listing 6: Sample STM Trace Instrumentation of the BL2 Bootloader Function bl2\_main()

After building the instrumented A5x BL2, the new binary image can be programmed into the boot memory, e.g. QSPI FLASH, by means of winIDEA.

# 5 winIDEA Configuration for STM Trace

This chapter describes the SoC-specific configurations and initialization to be done in the winIDEA workspace to prepare the SoC for STM Trace.

Two trace options are explained with regards to storage of the trace messages. First we will discuss STM trace into an on-chip trace buffer, the Embedded Trace FIFO (ETF). The next section will explain how to stream out to a trace recording tool via a trace streaming interface such as the ARM High Speed Serial Trace Port (HSSTP).

Such a trace configuration may be sufficient for the timing analysis of only the bootloaders, excluding the (start-up) of the operating systems and applications.

## 5.1 STM Trace into ETF

This chapter explains how to use winIDEA to configure the R-Car SoC and the trace tool for STM trace buffering in the on-chip ETF.

The advantage of this approach is that no dedicated trace hardware is needed. This STM trace data is stored within the chip and subsequently the trace data can be read our via the standard JTAG debug interface. The disadvantage is the limited buffer size, thus the trace duration is limited.

#### 5.1.1 Reset Selection & Device Initialization

On R-Car SoCs, the RESET method "Regular" can be used, i.e. the BlueBox asserts the Reset pin. For tracing into the ETF, the device needs to be initialized before starting a debug/trace session. As shown in Figure 10 this can be accomplished by executing an iSYSTEM .ini file. The main device initialization performed in this case is enabling the global time stamp counter for generating the STM time stamp.

CPU Setup										×
A57_3		A53 0	AS	31	A53	3 2	A53 3		External	WDT
Reset D	ebugging	JTAG	Analyzer	Aurora	SoC	стм/сті	R7	A57_0	A57_1	A57_2
Boot Core		R7	~							
DECET ain										
Latch t	target RESE	т	Stop after	target RE	SET					
RESET me	thod	Regular	~	0		HEX				
RESET dur	ration		100 m							
Post RESE	T delay		100 m	s						
Target RE	SET timeout	ł	100 m	•						
Drive RES	ET while De	tached	III							
Drive Real	ET WHILE DE	lacrica	110 *							
- Initialization	h before Pro	orammino								
Connect	Default									
Initialize	Disabled .									
	Reset C	CPU after D	ownload (Inva	alidates init	ialization)					
	L Initializa	ation befor	e Debug sessi	on will be p	erformed.					
- Initialization	n hefore Del	hua sessior								
Connect	Default						Same as	Programmin	a	
Initialize	R-CAR H	3 ETE.ini					Same as	Programmin	а 0	
1 HOCHLC	it dritt_i	0_2						, rogi annini	9	
Initialization	n at Attach									
Connect	Default						Same as	Debug		
Initialize	Default						Same as	Debug		
	Stop Bo	ot Core to	execute the I	nitialization	, then resu	ime				
							ОК	Cance	el	Help

Figure 10: winIDEA Hardware – CPU Options Dialog, Settings required for STM Trace into ETF

Boot-Up Profiling using the ARM System Trace Macrocell (STM) on a Renesas R-Car Gen3 SoC

#### 5.1.2 Trace Capture Method into ETF

In the dialog "Hardware – CPU Options... - SoC" the Trace Capture method needs to be set to ETF (= Embedded Trace FIFO).

The additional ETF trace settings, i.e. "ETF – Stop trace recording when: " and the TSGEN related settings are currently not supported and can be ignored.

4.53		452.0	4.50		450	2	452.2		Eutomol 1	NDT
A5/	_3 Debugging	A53_0	A53_ Analyzer		A53 SoC		A53_3	457.0	External \	A57 '
Debu	g Protocol	JTAG $\vee$	SWD cloc	<b>k</b> 6000	kH	z				
-Use C	Cross Trigger	Channels	ed Run/Stop	2, 3	for Trace	Trigger and F	ilush			
Capt	ture method mallel Trace F Width	ETF ~								
SV	VO Prescale	0	Cloo	ck 0	k	Hz				
ET	R Device 0	Destination 0	HEX	Size 0	Н	EX				
ET	F	Stop trace i	ecording whe	en all mod	lules are fi	ll	~			
	N Configure	Enable		Clea	r counter	at Trace star	t			

Figure 11: Trace into ETF Configuration in winIDEA Dialog "Hardware – CPU Options... - SoC"

## 5.2 STM Trace via HSSTP

This chapter explains how to use winIDEA to configure the R-Car SoC and the trace tool for STM trace via the HSSTP trace interface.

The advantage of this approach is that the trace duration is essentially unlimited, as the trace hardware allows for streaming the data from the HSSTP trace port of the SoC via the HSSTP Active Probe and the iC5700 BlueBox to the hard drive of the PC. The disadvantage is obviously that a dedicated HSSTP trace hardware setup is required.

Such a trace configuration is recommended in case the timing analysis (i.e. trace recording) shall not only cover the bootloaders, but also extend to the (start-up) of the operating systems and applications.

#### 5.2.1 Reset Selection & Device Initialization

On R-Car SoCs, the RESET method "Regular" can be used, i.e. the BlueBox asserts the Reset pin.

For trace output via HSSTP, the device needs to be initialized before starting a debug/trace session. As shown in Figure 12 this can be accomplished by executing an iSYSTEM .ini file. The main device initializations performed in this case are the configuration of a PCIe channel to operate in HSSTP mode (with a bit-rate of 2.5Gbps) and enabling the global time stamp counter.

A57_3		A53_0	AS	53_1	A53	2	A53_3		External	WDT
eset D	ebugging	JTAG	Analyzer	Aurora	SoC	СТМ/СТІ	R7	A57_0	A57_1	A57_
Boot Core		R7	~							
PESET nin -										
Latch t	arget RESE	т	Stop after	target RES	ET					
RESET me	thod	Regular	~	0		HEX				
RESET du	ration		100 m	s						
Post RESE	T delay		100 m	s						
Target RE	SET timeou	t	100 m	s						
Drive RES	ET while De	tached	no v							
Initialization	n before Pro	ogramming -								
Connect	Default .									
Initialize	Default .									
	Reset	CPU after D	ownload (Inv	alidates initi	alization)					
	- Initializ	ation before	e Debug sessi	on will be p	erformed.					
Initialization	n before De	bug session	I							
Connect	Default .					[	Same as	Programmir	ng	
Initialize	R-CAR_H	13_HSSTP_2	_5gbps.ini			[	Same as	Programmir	ng	
Initialization	n at Attach									
Connect	Default .					[	Same as	Debug		
Initialize	Default .					[	Same as	Debug		
	Stop B	oot Core to	execute the 1	nitialization	, then resu	me				

Figure 12: winIDEA Hardware – CPU Options Dialog, Settings required for STM Trace via HSSTP

Boot-Up Profiling using the ARM System Trace Macrocell (STM) on a Renesas R-Car Gen3 SoC

#### 5.2.2 Trace Capture Method via HSSTP

In the dialog "Hardware – CPU Options... - SoC" the Trace Capture method needs to be set to HSSTP.

CPU Setup								×
A57_3	A53_0	A53_1	A53	2	A53_3		External V	NDT
Reset Debuggin	g JTAG A	nalyzer Auro	ra SoC	CTM/CTI	R7	A57_0	A57_1	A57_2
Debug Protocol	JTAG $\vee$	SWD clock	5000 kH	z				
Use Cross Trigger	Channels	d Run/Stop	2, 3 for Trace	Trigger and F	lush			
- Trace Capture method	HSSTP V							
Parallel Trace I Width	Port 16-bit V							
SWO Prescale	0	Clock 0	) k	Hz				
ETR Device 0	Destination	Siz	) H	EX				
ETF	Stop trace re	ecording when fi	irst module is fu	1	$\sim$			
TSGEN Configure	Enable		Clear counter	at Trace start	t			
					ОК	Canc	el	Help

Figure 13: Trace via HSSTP Configuration in winIDEA Dialog "Hardware – CPU Options... - SoC"

## 5.3 Analyzer Operation Mode and Trace Time Stamp Cycle Duration

For both trace methods described in the previous sections, the winIDEA Trace Analyzer needs to be aware of the global time stamp counter clock rate. This information is needed to allow the analyzer to convert the time stamp value, received from the SoC, into an absolute time value.

The "Cycle Duration" calculated according to the description in Section 2.3 needs to be entered in the dialog "Hardware – CPU Options... - Analyzer".

In addition, the Analyzer Operation mode needs to be set to "Trace".

CPU Setup

A57_3	A53_0	A5	3_1	A53	_2	A53_3		External \	NDT
Reset Debug	ging JTAG	Analyzer	Aurora	SoC	CTM/CTI	R7	A57_0	A57_1	A57_2
Operation mode	Trace		$\sim$						
Code missin	g from download f	file should be r	read at run	-time					
Cycle duration	120 ns								
SoC Initialization Before start	Disabled								

Figure 14: winIDEA Dialog "Hardware - CPU Options... - Analyzer"

 $\times$ 

# 6 winIDEA Analyzer Configuration

This chapter describes the required configurations in the winIDEA Trace Analyzer. This involves on one hand the setup of the SoC trace hardware, i.e. the STM module. On the other hand, the winIDEA Profiler needs to be configured to allow for a correct and user-friendly interpretation and visualization of the recorded STM trace data.

## 6.1 STM Trace Hardware Configuration

It is recommended not to modify the "Default" trace configuration, but instead create a new trace configuration, dedicated to each individual trace use-case. Figure 15 shows how to create a new trace configuration.



....

Figure 15: Create a new Trace Configuration for STM Tracing

In our use-case of STM boot-up profiling, we only need a Profiler analysis of the recorded trace data, but we don't need any Coverage analysis.

The "Hardware Trigger Configuration" will be done manually.

New Configuration	×
Name	
STM_Bootup	
Analysis	
Profiler	
Coverage	
Trace - Always Performed	
Hardware Trigger Configuration	
Automatic	◯ Wizard
O Program flow + Instrumentation	<ul> <li>Template</li> </ul>
<ul> <li>Manual</li> </ul>	
Initial hardware trigger configuration is has to configure it. Wizard assistance i typical use cases.	empty and user s provided for
ОК	Cancel

Figure 16: New Trace Configuration for manual Trace Hardware Configuration and STM based Profiling

Figure 17 shows the required Trace Recorder (i.e. iSYSTEM BlueBox) settings.

Tr	iggei	r - [S]	TM_Boot	tup]								
R	ecor	der	ETM R7	ETM A57_0	ETM A57_1	ETM A57_2	ETM A57_3	ETM A53_0	ETM A53_1	ETM A53_2	ETM A53_3	STM
	Pro	perty				Value						
		Reco	order									
		Start				Trigger Immed	liately					
		Reco	rding Size	e Limit		1 GB						
		Trigge	er Positior	n		Begin						
		Timer	Interpola	tion		$\checkmark$						

Figure 17: Trace Recorder (BlueBox) Settings for STM Trace into

Figure 18 depicts the required hardware configuration of the STM module. All other tabs (ETMs and iNET) are not used, i.e. the corresponding hardware modules (e.g. ETMs) are left disabled.

igger - [Advanced Covera	ge Trigger]				4	
TM R7 ETM A57_0 ETM A	A57_1   ETM A57_2   ETM A57_3   ET	M A53_0   ETM A53_1   ETM	1 A53_2 ETI	MA53_3 SI	M INET	
Masters	Ignore bits Effective range 0 \sigma 0x00 - 0x7F	Hardware events Enabled Error detection	ATB trig	ger enable zero suppress	ion of data v	alues
Stimulus ports	e to TRIG in Extended Stimulus Port	Trigger External Multiplexer	Multi shot	HEX		
Trigger on writes to S	Stimulus Ports	Event enable		Event trigg	er generatior	۱
Port group filter Offset 0 HEX Ports within group Port enable mask	Not used     V       Ignore bits     Effective range       0     0x000 - 0x7FF       FFFFFFFFF     HEX	Num         Name           0         1           2         3           4         5		Num 0 1 2 3 4 5	Name	
Port trigger enable mask Override masters All Offset UHEX Port group transactions	0 HEX Ignore bits Effective range 0 V 0x00 - 0x7F Default V	6 7 8 9 10 11 12		6 7 8 9 10 11 12		
Offset 0 HEX	Ignore bits     Effective range       0        0     0x000 - 0x7FF	13 14 15 16 17		13 14 15 16		
Control TRACE ID 0 HEX Timestamps Hardware event trac	Prescale Source none V SysClk V re ulus ports	17 18 19 20 21 22 23 24		17 18 19 20 21 22 23 24		
Sync packets Mode	N V Count 0	<	>	<		>

Figure 18: STM Trace Hardware Configuration

First, we need to enable the STM module. The STM module would allow to mask out certain STM ports, i.e. channels (for instance for filtering out certain channels from generating trace messages). However, on our case we enable all ports, by setting the mask to 0xFFFFFFF.

Finally, we need to enable STM timestamps. The STM timestamps shall be derived directly from the global time stamp counter (i.e. SysClk), without any clock pre-scaling.

# 7 winIDEA Profiler Configuration & Visualization

As mentioned earlier, the Profiler needs to be able to interpret and visualize the recorded STM trace data in a correct and user-friendly way.

In terms of interpretation, this means, that the profiler needs to understand the allocation of the STM channels to specific event types, e.g. a specific STM channel is used for function profiling of a specific bootloader. In addition, the profiler needs to be able to map the function IDs to userunderstandable function names. Finally, these function names need to appear in the Profiler Timeline view.

## 7.1 Function Profiling by means of Data Profiling

The most basic approach for function profiling is provided via data profiling.

In this case, the basic data profiling is extended for function profiling by instructing the profiler to interpret any recorded data value X which is <u>not</u> equal to 0, as an entry into a function X and to interpret a data value equal to 0 as an exit from a function.

For data profiling by means of STM trace, we first need to create a Profiler Data Area for each used STM Channel.

Analyzer Configuration - [STM_Bootup_DataProf]										
Hardware Profiler Coverage										
Profile Code Advanced Data OS objects Network	Operation mode Range Trigger at (Default) v Analyze only events a Limit session duration	fter trigger point								
Code Areas Enter filter string(s)										
Data Areas ✓ [Trace] R7_IPL ✓ [Trace] A53_BL2 ✓ [Trace] A53_UBOOT		New Edit Select All New > Edit Remove								
FNet Areas          Image: Provide the second state of the secon		Operation								
	OK Cancel	Help								

Figure 19: Overall Profiler Configuration for STM Data Profiling

In the sample profiler data area configuration shown in Figure 20, the data area is used to profile functions of the R7 IPL, using STM channel 5.

The Interpretation option "Function entry/exit ident by Zero" instructs the profiler to interpret trace data values equal to 0 as function exits.

The C header file selected as "#define file", includes the ID-to-Function name mapping. The IDs are the STM data values signaled when entering the functions (see also Listing 7).

Profiler Data Area	×								
Application V									
Description R7: IPL									
STM ~ 0x5									
Observed core									
Record accesses from all cores									
Size Auto ~									
This is a sub-field in a variable, written in a single access Use only 1 bits, at offset 0									
This variable is written in multiple access Access completes when Lowest location is written									
Value									
Interpretation									
Function entry/exit ident by Zero 🗸 🗸									
Value alias definition									
#define file ~ isystem_stm_ids.h									
Display options									
Ignore writes of the same value									
OK Cancel									

Figure 20: Sample Profiler Data Area Settings for Function Profiling (R7 IPL Functions using STM Channel 5)

#ifndef #define	ISYSTEM_STM_IDS_H ISYSTEM_STM_IDS_H	
#define	STM IPL LOADER	0x0001
#define	STM IPL HW INIT	0x0010
#define	STM IPL DRAM INIT	0x0012
#define	STM IPL TCM LOADER	0x0020
#define	STM IPL INIT RPC	0x0030
#define	STM IPL INIT DMA	0x0040
#define	STM IPL LOAD R7 RTOS	0x0050
#define	STM IPL LOAD A5x BL2	0x0060
#define	STM POWERUP A5x	0x0070
#endif /	/* ISYSTEM STM IDS H */	

Listing 7: Sample Data Profiler "#define file" for R7 IPL Function Profiling

In addition, the Data Profiler may be configured to strip-off certain prefixes of the function names when displaying the functions in the Profiler views. For instance, the prefix "STM\_" can be omitted, so that the function name is displayed as, e.g. "IPL\_LOADER" instead of "STM\_IPL\_LOADER". Some specific prefixes may be needed to have unique macro names for the code instrumentation.

## 7.2 Function Profiling by means of OS Profiling

The more advanced concept for function profiling utilizes the OS profiling capabilities of winIDEA. The advantage of this approach is that it is not limited to just functions, but can be extended to also cover other types of events or objects such as OS task switches, user-specific data objects, etc... The awareness of the Profiler for all such events and objects is achieved by means of an iSYSTEM-proprietary XML file which is included into the winIDEA workspace.

Typically, such a Profiler XML file is used to describe the structure of an operating system, such as an AUTOSAR OS (i.e. the so-called OS Awareness). However, by means of this XML scheme is, the AUTOSAR-awareness can also extend to not only cover the OS but also other objects such as AUTOSAR RTE Runnables. This mix of OS and Runnable awareness can be utilized for our use-case of SoC boot-up profiling, meaning, the instrumented functions of the bootloaders can be treated as Runnables and the start-up of an operating system, e.g. an AUTOSAR Classic OS or a Linux kernel of an AUTOSAR Adaptive stack, can be handled by the OS awareness that come with the OS profiling approach.

#### 7.2.1 winIDEA OS Awareness

In order to enable the OS awareness via a Profiler XML file in winIDEA, you have to add a new OS awareness file via the menu "Debug – Operating System". Then you add a new OS and select the OS type "OSEK AUTOSAR".

Operating system	×
Operating System	
	New
	OSLinux
	L4ReOS
	PikeOS
	freeRTOS RTOS
	OSEK AUTOSAR

Figure 21: winIDEA Profiler Configuration via "OSEK AUTOSAR" Awareness

Optionally, you can give this OS awareness an arbitrary name, e.g. "STM\_BOOTUP".

Boot-Up Profiling using the ARM System Trace Macrocell (STM) on a Renesas R-Car Gen3 SoC

Operating system		$\times$
Operating System	New	
	Name X	
	OSEK AUTOSAR STM_BOOTUP OK Cancel	
	Remove	
	OK Help	

Figure 22: "OSEK AUTOSAR" awareness used for STM\_BOOTUP profiling

Finally, you have to select the corresponding iSYSTEM XML file, as shown in Figure 23.

Ed	it o	ptions		$\times$
	Pr	operty	Value	
		Configuration		
		RTOS description file type	ISYSTEM XML	
		RTOS description file location	ProfileConfigBoot.xml	

Figure 23: Selection of the iSYSTEM Profiler XML File

The winIDEA Profiler needs to be configured for OS profiling as shown in Figure 24.

4 1 0 0 1 10 10 10 10		
Analyzer Configuration - [STM]	RTOS Profiler Options	×
Hardware Profiler Coverage	Operating System	
	(RTOS 1)	~
Data Advanced		
✓ OS objects OS Setup	A53_0: BL2 A53_0: UBOOT	
	APDemoData   IinuxAppData	~
Code Areas Enter filter string(s)	IPL_LOADER IPL_HW_INIT	^
	IPL_DRAM_INIT	
	☐ IPL_TCM_LOAD ☐ IPL_INIT_RPC ☐ IPL_INIT_DMA	~
	Name: R7_IPL	
Data Areas	Definiton: R7_IPL Description: R7: IPL Signaling: STM(0x0000005)	
	Address Space	
	. ● All	
INetwork] TC	Selected	~
[] [Network] COUNTER 1	ОК	Cancel

Figure 24: OS Profiler Configuration for Boot-Up Profiling using the iSYSTEM XML file.

#### 7.2.2 iSYSTEM Profiler XML File

Listing 8 shows a sample iSYSTEM XML file. It contains all information relevant for the profiler to visualize the boot-up process as signaled by the STM trace instrumentation within the bootloaders.

```
<?xml version='1.0' encoding='UTF-8' ?>
<OperatingSystem>
  <Name>RCARH3 Boot</Name>
  <NumCores>6</NumCores>
  <Types>
    <TypeEnum><Name>TypeEnum R7 IPL</Name>
      <Enum><Name>IPL LOADER</Name><Value>0x01</Value></Enum>
      <Enum><Name>IPL HW INIT</Name><Value>0x10</Value></Enum>
      <Enum><Name>IPL DRAM INIT</Name><Value>0x12</Value></Enum>
      <Enum><Name>IPL TCM LOADER</Name><Value>0x20</Value></Enum>
      <Enum><Name>IPL INIT RPC</Name><Value>0x30</Value></Enum>
      <Enum><Name>IPL INIT DMA</Name><Value>0x40</Value></Enum>
      <Enum><Name>IPL_LOAD_R7_RTOS</Name><Value>0x50</Value></Enum>
      <Enum><Name>IPL LOAD A5x BL2</Name><Value>0x60</Value></Enum>
      <Enum><Name>IPL POWERUP A5x</Name><Value>0x70</Value></Enum>
    </TypeEnum>
    <TypeEnum><Name>TypeEnum A53 0 BL2 TYPE</Name>
      <Enum><Name>BL2</Name><Value>0x70</Value></Enum>
    </TypeEnum>
    <TypeEnum><Name>TypeEnum UBOOT RUN TYPE</Name>
      <Enum><Name>UBOOT</Name><Value>0x60</Value></Enum>
    </TypeEnum>
    <TypeEnum>
      <Name>TypeEnum R7 TaskMapping</Name>
      <Enum><Name>NoTask</Name><Value>0</Value></Enum>
      <Enum><Name>Task A</Name><Value>1</Value></Enum>
      <Enum><Name>Task B</Name><Value>2</Value></Enum>
        <Enum><Name>Task IDLE</Name><Value>0xFF</Value></Enum>
    </TypeEnum>
  </Types>
  <Profiler>
    <Object>
      <Definition>R7 IPL</Definition>
      <Description>R7: IPL</Description>
      <Name>R7 IPL</Name>
      <Signaling>STM(0x0000005)</Signaling>
      <Level>Runnable</Level>
      <Type>TypeEnum R7 IPL</Type>
      <Properties>
        <Runnable MaskID>0xffffffff</Runnable MaskID>
        <RunnableExitValue>0</RunnableExitValue>
      </Properties>
    </Object>
    <Object>
      <Definition>A53 0 BL2</Definition>
      <Description>A53 0: BL2</Description>
      <Name>A53 0 BL2</Name>
      <Level>Runnable</Level>
```

```
<Signaling>STM(0x0000007)</Signaling>
    <Type>TypeEnum_A53_0_BL2_TYPE</Type>
   <Properties>
      <Runnable MaskID>0xffffffff</Runnable MaskID>
      <RunnableExitValue>0</RunnableExitValue>
    </Properties>
  </Object>
  <Object>
   <Definition>UBOOT</Definition>
   <Description>A53 0: UBOOT</Description>
   <Name>UBOOT</Name>
    <Level>Runnable</Level>
   <Signaling>STM(0x0000006)</Signaling>
    <Type>TypeEnum UBOOT RUN TYPE</Type>
    <Properties>
      <Runnable MaskID>0xffffffff</Runnable MaskID>
      <RunnableExitValue>0</RunnableExitValue>
    </Properties>
  </Object>
  <Object>
   <Definition>AUTOSAR TASK</Definition>
   <Description>R7: Tasks</Description>
   <Name>AUTOSAR TASK</Name>
   <Type>TypeEnum R7 TaskMapping</Type>
   <Expression>osRunningTask</Expression>
   <DefaultValue>Task IDLE</DefaultValue>
   <Level>Task</Level>
    <Core>0</Core>
 </Object>
</Profiler>
```

</OperatingSystem> Listing 8: Sample Profiler XML File

The "OperatingSystem" root element of the XML file consists of four nodes, i.e. "Name", "NumCores", "Types" and "Profiler".

The sub-node "Objects" of the "Profiler" node describes the objects which will be visible in the winIDEA Profiler, e.g. "R7 IPL:" (see also Figure 25). This object description comprises the name of the object, the method for tracing this object (e.g. via STM channel 5) and a link to an enumeration type of the "Types" node.

The sub-nodes "TypeEnum" define enumeration types which map integer numbers received via STM trace to meaningful strings. These stings are displayed in the profiler as areas of that profiler object (e.g. the "IPL\_TCM\_LOADER" area of the "R7: IPL:" object).

# 7.3 Visualization

Figure 25 shows a sample winIDEA Function Profiler Timeline, generated by means of STM trace and Function Profiling via OS Profiling as described in 7.2 "Function Profiling by means of OS Profiling". The profiling includes the R7 IPL, A5x bootloaders BL2 and U-Boot as well as the AUTOSAR Classic OS tasks running on the R7 core.

Profil	er Timeline																		¢	×
🏟 •	• 🌱 🦋 🟀 🐼 🝺	🔂 🏘	<b>- 2</b>	<u>q</u> <u>q</u>												To	tal		8.47	s
			s		1s				2s				3s					4s		
Data		Value	History																	^
÷.	R7: Tasks	Task		Դուուուո	n n n n n n n n n n n n n n n n n n n	าาาาาาา	hunun		ብብብብ	ഹഹ	หมาคม		нннг	หมาก	hnn	หาก	нлп	mmm	huuu	٦
	🔤 📕 NoTask							111111												I I
	— 🧮 Task_A							1.1	1.1	1.1		1.1	1.1							1
	Task_B				1 1 1															
	Task_IDLE_CORE_0															Ш				1
	Unknown_CORE_0																			
Ē	R7: IPL																			
	IPL_LOADER																			
	FIL_HW_INIT																			
	🔑 IPL_DRAM_INIT																			
	IPL_TCM_LOADER																			
	FIL_INIT_RPC		1																	
	🖾 IPL_INIT_DMA		1																	
	- 🚈 IPL_LOAD_R7_RTOS																			
	IPL_LOAD_A5x_BL2																			
	IPL_POWERUP_A5x																			
÷.	A53_0: BL2																			
	EL2																			
÷	453_0: UBOOT																			
	- 🚈 UBOOT																			~

Figure 25: Sample winIDEA Profiler Timeline of an R-Car Boot-up Sequence

Boot-Up Profiling using the ARM System Trace Macrocell (STM) on a Renesas R-Car Gen3 SoC

# 8 Technical support

## 8.1 Online resources



## 8.2 Contact

Please visit <u>https://www.isystem.com/contact.html</u> for contact details.

iSYSTEM has made every effort to ensure the accuracy and reliability of the information provided in this document at the time of publishing. Whilst iSYSTEM reserves the right to make changes to its products and/or the specifications detailed herein, it does not make any representations or commitments to update this document.

© iSYSTEM. All rights reserved.