iC7 BlueBox Comparison table
In this topic:
•High-performance access to all debug features of the target device
•Supports on-chip trace (buffers)
•USB and Ethernet connection to the host
•Compact, pocket-sized package
Additional to iC7mini:
•Parallel trace
•High bandwidth on-chip-buffer trace pump
•High frequency sampling trace allows RTOS tracing even on devices without a trace port or on-chip-trace-buffer capability
Additional to iC7pro:
•Serial (Aurora) trace
•Up to 10m distance to target
•Multi-target support with low-latency run/stop synchronization
•Network trace, time-synchronized with target device trace
Communication interfaces to PC |
USB 3.0 10/100/1000 Ethernet |
USB 3.0 10/100/1000 Ethernet |
USB 3.0 10/100/1000 Ethernet |
Size [L x V x H in mm] |
113 x 113 x 45 |
170 x 170 x 45 |
170 x 170 x 45 |
Distance debugger to target [m] |
0,3 |
0,3 |
10 |
Debug performance [MHz] |
120¹ |
120¹ |
Up to 160¹ ² |
Trace Support
|
On-Chip trace buffer
TriCore: MCDS and MiniMCDS through DAP debug interface Arm: ETB, ETF, MTB through SWD debug interface
|
On-Chip trace buffer Parallel Trace Sampling Trace
Nexus (Parallel) ETM (Parallel) DAP Streaming Arm CoreSight SWO RH850 LPD4 Software Trace
|
On-Chip trace buffer Parallel Trace HSSTP High-Speed Serial AURORA High-Speed Serial²
Nexus (Parallel) ETM (Parallel) DAP Streaming Arm CoreSight SWO RH850 LPD4 Software Trace AGBT/SGBT High-Speed Serial |
Trace Bandwidth [MHz] |
N/A |
500 in parallel mode 250 DDR |
500 in parallel mode 250 DDR 5 Gbps in serial mode² |
Trace Buffer [GB] |
N/A |
16 |
32 |
Variable Target voltage |
|||
Autonomous data acquisition |
|||
Time-critical SoC management (LPM) |
|||
Target pin/power control |
|||
On-Chip Trace |
|||
mDIO port |
|||
HIL |
|||
Galvanic isolation |
|||
DAP over CAN Physical Layer (DXCPL) |
|||
Code/Data Trace, Function/OS Profiling, Coverage |
|||
Sampling Trace (via Analyzer) |
|
||
Trace Streaming |
|
||
Parallel Trace |
|
||
Active Probes |
|
|
|
High-Speed Serial Trace |
|
|
|
Multi SoC Debug and Trace |
|
|
|
Network Analysis via CAN/LIN Add-on module |
|
|
|
Analog/Digital signal capture and control via ADIO Add-on module |
|
|
|
CAN/LIN/SPI/Analog/Digital trace |
|
|
|
CAN/LIN/Analog/Digital injection |
|
|
|
Synchronous debug of multiple SoCs |
|
|
|
External Watchdog Disable Pin (with Infineon AUTO 20-pin and Infineon AUTO 26-pin Adapters |
|
|
|
Supported Microcontroller Architecture |
Infineon AURIX NXP/ST Power Architecture Renesas RH850 Arm Cortex RISC-V |
¹ depending on a protocol and target design
² via Active Probes
•ADIO